Perfect totient number: Difference between revisions
en>HRoestBot m r2.6.5) (Robot: Adding it:Numero perfetto totiente |
en>Toshio Yamaguchi →References: adding natural number classes navbox |
||
| Line 1: | Line 1: | ||
{{about||the scaling of electrical networks|prototype filter#frequency scaling|the power conservation technique|dynamic frequency scaling}} | |||
In [[computer architecture]], '''frequency scaling''' (also known as '''frequency ramping''') is the technique of ramping a processor's [[frequency]] so as to achieve performance gains. Frequency ramping was the dominant force in commodity processor performance increases from the mid-1980s until roughly the end of 2004. | |||
The effect of processor [[frequency]] on computer speed can be seen by looking at the equation for computer program runtime: | |||
:<math> \mathrm{Run time} = \frac{\mathrm{Instructions}}{\mathrm{Program}} \times \frac{\mathrm{Cycles}}{\mathrm{Instruction}} \times \frac {\mathrm{Time}}{\mathrm{Cycle}}</math> | |||
where instructions per program is the total instructions being executed in a given program, cycles per instruction is a program-dependent, architecture-dependent average value, and seconds per cycles is by definition the inverse of frequency.<ref>[[John L. Hennessy]] and [[David A. Patterson (scientist)|David A. Patterson]]. Computer Architecture: A Quantitative Approach. 3rd edition, 2002. Morgan Kaufmann, ISBN 1-55860-724-2. Page 43.</ref> An increase in frequency thus decreases runtime. | |||
However, [[power consumption]] in a chip is given by the equation | |||
:<math>P = C \times V^2 \times F</math> | |||
where P is power, C is the [[capacitance]] being switched per clock cycle, V is [[voltage]], and F is the processor frequency (cycles per second).<ref>J. M. Rabaey. Digital Integrated Circuits. Prentice Hall, 1996.</ref> Increases in frequency thus increase the amount of power used in a processor. Increasing processor [[power consumption]] led ultimately to [[Intel]]'s May 2004 cancellation of its [[Tejas and Jayhawk]] processors, which is generally cited as the end of frequency scaling as the dominant computer architecture paradigm.<ref>Laurie J. Flynn. [http://www.nytimes.com/2004/05/08/business/08chip.html?ex=1399348800&en=98cc44ca97b1a562&ei=5007 Intel Halts Development of 2 New Microprocessors]. ''New York Times'', May 8, 2004.</ref> | |||
[[Moore's Law]], despite predictions of its demise, is still in effect. Despite power issues, transistor densities are still doubling every 18 to 24 months. With the end of frequency scaling, these new transistors (which are no longer needed to facilitate frequency scaling) can be used to add extra hardware, such as additional cores, to facilitate parallel computing - a technique that is being referred to as [[parallel scaling]]. | |||
The end of frequency scaling as the dominant cause of processor performance gains has caused an industry-wide shift to [[parallel computing]] in the form of [[Multi-core (computing)|multicore processors]]. | |||
==References== | |||
{{Reflist}} | |||
[[Category:Computer architecture]] | |||
[[Category:Central processing unit]] | |||
[[fr:Fréquence du processeur]] | |||
Revision as of 22:30, 30 May 2013
29 yr old Orthopaedic Surgeon Grippo from Saint-Paul, spends time with interests including model railways, top property developers in singapore developers in singapore and dolls. Finished a cruise ship experience that included passing by Runic Stones and Church.
In computer architecture, frequency scaling (also known as frequency ramping) is the technique of ramping a processor's frequency so as to achieve performance gains. Frequency ramping was the dominant force in commodity processor performance increases from the mid-1980s until roughly the end of 2004.
The effect of processor frequency on computer speed can be seen by looking at the equation for computer program runtime:
where instructions per program is the total instructions being executed in a given program, cycles per instruction is a program-dependent, architecture-dependent average value, and seconds per cycles is by definition the inverse of frequency.[1] An increase in frequency thus decreases runtime.
However, power consumption in a chip is given by the equation
where P is power, C is the capacitance being switched per clock cycle, V is voltage, and F is the processor frequency (cycles per second).[2] Increases in frequency thus increase the amount of power used in a processor. Increasing processor power consumption led ultimately to Intel's May 2004 cancellation of its Tejas and Jayhawk processors, which is generally cited as the end of frequency scaling as the dominant computer architecture paradigm.[3]
Moore's Law, despite predictions of its demise, is still in effect. Despite power issues, transistor densities are still doubling every 18 to 24 months. With the end of frequency scaling, these new transistors (which are no longer needed to facilitate frequency scaling) can be used to add extra hardware, such as additional cores, to facilitate parallel computing - a technique that is being referred to as parallel scaling.
The end of frequency scaling as the dominant cause of processor performance gains has caused an industry-wide shift to parallel computing in the form of multicore processors.
References
43 year old Petroleum Engineer Harry from Deep River, usually spends time with hobbies and interests like renting movies, property developers in singapore new condominium and vehicle racing. Constantly enjoys going to destinations like Camino Real de Tierra Adentro.
- ↑ John L. Hennessy and David A. Patterson. Computer Architecture: A Quantitative Approach. 3rd edition, 2002. Morgan Kaufmann, ISBN 1-55860-724-2. Page 43.
- ↑ J. M. Rabaey. Digital Integrated Circuits. Prentice Hall, 1996.
- ↑ Laurie J. Flynn. Intel Halts Development of 2 New Microprocessors. New York Times, May 8, 2004.